

EDGEBOND AND EDGEFILL INDUCED LOADING EFFECT ON LARGE WLCSP THERMAL CYCLING PERFORMANCE

¹Andy Hsiao, ¹Greg Baty, ²Edward Ibe, ²Karl Loh, ³Steven Perng, ³Weidong Xie, and ¹Tae-Kyu Lee

¹Portland State University, Portland, OR

²Zymet, East Hanover, NJ

³Cisco Systems, San Jose, CA

ABSTRACT

Various external load conditions affecting components on electronic devices and modules are constant factors, which need to be considered for the component long-term reliability. Recently, to enhance the high stress component thermo-mechanical cycling performance, various types and configuration using edgebond and edgefill technology are introduced and tested. These applications induce a multi-axis loading condition, which alter the degradation mechanism and failure location during thermal cycling, which need closer investigation. In this study, high stress 12x12mm² wafer level chip scale packages (WLCSP) were selected and subject to thermal cycling with full-edgebond, dot-edgebond and edgefill adhesive, which improves the characteristic lifecycle numbers base on the configurations, but altered the failure location due to different stress conditions. The -40 to 125°C thermal cycling profile revealed localized degradation per configuration during thermal cycling, showed a shift of the crack propagation path, based on full-edgebond, dot-edgebond and edgefill adhesive sample conditions. Through these series of observation, the interconnect thermal cycling degradation mechanisms are able to be explained. The correlation between the stress condition and microstructure are presented and discussed based on Electron backscattered diffraction (EBSD) analysis.

INTRODUCTION

It is well known that wafer level chip scale packages (WLCSP) are presenting shorter characteristic lifecycle numbers subject to thermal cycling due to the higher coefficient of thermal expansion (CTE) mismatch with the PCB. [1-3] But the industry sector on Internet Of Things (IoT) and industry automation are in high speed in transformation where WLCSP are playing a crucial role due to its form factor and simple structure, which obviously brings an economical benefit. But at the same time it is important to enhance the lifecycle time for these WLCSP for higher reliability since the automation and controllability is crucial to the safety of the electronic system. With higher function per component need, increasing in WLCSP body size is a constant challenge, since larger WLCSP have higher thermal coefficient mismatch resulting in a higher stress at the corner interconnects between the component and PCB. [4,5] As shown in Figure 1, larger WLCSP body size components show significantly lower thermal cycling performance.




Figure 1. Various body size WLCSP thermal cycling performance (a) Weibull distribution and (b) Failure cycle distribution per WLCSP size. All WLCSP size components with 0 to 100°C thermal cycling profile with 93mil PCB thickness.

The selected components in Figure 1, were tested at the same testing thermal cycling condition, 0°C to 100°C with a 10min dwell time on 2.4mm (93mil) thickness PCB and components were all with SAC305 solder balls and 0.4mm pitch configuration. As shown in the figure, having a WLCSP larger than 8x8mm² in body size will have a high chance to demonstrate a thermal cycling performance less than ~300 cycles, which will be a limitation factor for WLCSP for long-term reliability application. Overcoming this challenge and improving the thermal cycling performance of WLCSP can be achieved by a few approaches. One of them is the strengthening of the solder joint material itself by applying a new solder alloy composition. But this also has a limitation since strengthening the solder joint can pose higher stress at the interface layer resulting in a crack free solder joint but a damaged dielectric layer at the package interface. Another approach is the enhancement of the total package or module, so that the stress per solder joint is reduced to a lower level, which is the use of underfill material. But even if it is a mature technology, the underfill process at the BGA board level component has a few challenges associated with no-clean flux residue, which can negatively impact the interface between the underfill material and the board interface, especially with smaller pitch and larger WLCSP body size components. The re-workability of large underfilled components is also a factor, which needs to be thoroughly considered. Larger WLCSP components with fully

underfilled configuration will be more difficult to be removed and re-worked. An alternative approach is a more localized enhancement using edgebond materials with less volume adhesive. Since the outer array solder joints in WLCSP experience most of the damage accumulation during thermal cycling, an enhancement targeting those solder joints can result in a higher reliability and long-term thermal cycling performance.[6] But unlike smaller WLCSP with edgebond adhesive, the larger WLCSP are expected to behave different during thermal cycling with more thermo-mechanical fluctuation of the silicon die due to warpage. Implementing the edgebond on WLCSP components is expected to alter the shear fatigue mode and degradation mechanism due to the restriction of the corner joint location strain, which is usually caused by large CTE mismatch. To enable a more detailed and in-depth analysis, the grain structure development inside the solder joints were observed and signature microstructures are identified to understand the behavior of the interconnects on edgebond applied and thermal cycled components.




Figure 2. Edgebond sample component picture (a-d) and top view schematic configuration and ball array (e-h). (a) No edgebond configuration, (b) Dot edgebond, (c) Full Edgebond, and (d) Edgefill configuration.

EXPERIMENTAL PROCEDURE

Body size of $12 \times 12 \times 0.725 \text{ mm}^3$ with 0.4 mm pitch, $250 \mu\text{m}$ solder ball diameter WLCSP components were used in this study. Solder balls attached to the packages were all composed of Sn-4.0Ag-0.5Cu(wt%)(SAC405). The parts were board-assembled on 1.6 mm (62mil) high glass transition temperature (T_g), FR4-printed circuit boards with OSP surface finishes with a thermal profile of peak temperatures of 240°C , 60 seconds above the liquidus temperature. All components were assembled with SAC305 solder paste. For edgebond process, commercially available reworkable edgebond adhesive was selected. A high T_g 134°C and low CTE $30 \text{ ppm}/^\circ\text{C}$ reworkable edge-bond material was processed. The edgefill material has a slightly different T_g of 119°C but same low CTE of $30 \text{ ppm}/^\circ\text{C}$. The edgefill adhesive material was only available with a relatively lower T_g compared to the edgebond material, which potentially have an impact on the thermal cycling performance. The adhesive was applied to the WLCSP in three different configurations ; Dot-edgebond, Full-edgebond and Edgefill. As shown in Figure 2(b,f), the Dot-edgebond is a configuration, which has the four corner

regions with minimal adhesive applied. The penetration of the adhesive was minimal and only covered one solder joint at the corner. The Full-edgebond configuration is a configuration, which has all four edges with adhesive applied with a small opening of 2 mm in one of the edge regions. The penetration of the adhesive was also minimal and did not progress to the second row inside the component. Figure 2(d,h) presents the edgefill configuration, a partial underfill configuration, which penetrated into the four corner region and covered 10×10 solder joints per corner. Figure 2(a)-(d) shows the actual picture of each configuration and Figure 2(e)-(h) shows the schematic top view and adhesive penetration per configuration. To prevent voiding due to moisture releasing from PCB material in curing cycle, test boards are pre-baked for 4 hours at 125°C after the adhesive was applied. The edgebond adhesives were dispensed at room temperature using a pneumatic, hand-held dispenser. The board was then cured at 150°C for 30 minutes. For thermal cycling, samples were cycled from -40 to 125°C at a ramp rate of 10°C per minute with 10 minutes of dwell time. A continuous resistivity measurement using a datalogger was applied for each channel in-situ monitoring during the test. The failure criterion in this study was based on the JESD22-A104D standard [7], a 20% increase of the peak resistivity for continuous five cycles relative to the initial value. The thermal cycling results for each condition were plotted as Weibull distribution plots. Cross-sectional analysis using optical microscope with bright light and polarized light and electron backscattered diffraction (EBSD) imaging were applied to observe the evolution of the microstructures and the locations of the solder joint cracks.




Figure 3. (a) SEM of $12 \times 12 \text{ mm}^2$ WLCSP package corner after thermal cycling to failure. (b) associated electron backscattered diffraction (EBSD) inverse pole figure image.

RESULTS AND DISCUSSION

As shown in Figure 3, thermal cycling induce a degradation in the microstructure indicated as a grain refinement and grain recrystallization. Figure 3(a) shows the crack in a solder joint in the $12 \times 12 \text{ mm}^2$ WLCSP package corner after thermal cycling, in this case a selected joint after 400 cycles to failure. The associated electron backscattered diffraction (EBSD) inverse pole figure image in Figure 3(b) reveals the fine grain structure near the crack propagation path. This development structure is well explained with the development of sub-grain boundaries with low angle boundary evolution during thermal cycling, which is shown in Figure 4. [8,9]




Figure 4. Crack initiation and propagation mechanism in solder joints during thermal cycling.[8]

In earlier study, a series of 12x12mm² WLCSP were thermal cycled to 100, 200, 300 and 400 thermal cycling numbers and are subject to cross section to observe development of grain refinement, recrystallization and their correlation to the crack propagation.[10] Figure 5 shows the distribution of fine grained structure and the crack propagation path per solder joints, for five solder joints from each corner. TC0 indicates the initial state and TC400 indicates 400 thermal cycles.




Figure 5. 12x12mm² WLCSP after segmented thermal cycling. (a) Recrystallization region and (b) Crack initiation and propagation path per solder joints after thermal cycling.

Beginning from the initial state cross section, an evolution of fine grain structure can be observed from the corner solder joints developing further into the inner solder joints once the cycle number reached 100. (Figure 5(a)) The associated crack location indicated per joints are shown in Figure 5(b). The crack developed also from the corner location solder joints at the package side interface then

penetrated further with higher thermal cycling numbers to the inner solder joints. Given the fact that the damage accumulation with grain refinement and crack initiation are mostly from the corner solder joints, based on this observation an enhancement focusing on the corner location seems to be an effective approach.

Thus, three different edgebond configurations were selected and applied. As already shown in Figure 2(b,f), the dot-edgebond configuration targeted the corner joints to be secured, compared to the full-edgebond configuration, which covered the four full edges but not penetrated into the component to ease the rework process. Having the adhesive only at the edge of the component also mitigated the interaction between the residual flux and the adhesive and did not cause any weak bonding at the PCB to adhesive interface. The weak interface between the residual flux and the adhesive is often a reason for a degraded thermal cycling performance, thus an adhesive avoiding the region where flux resides have a higher chance to avoid the complication. The thermal cycling results in a Weibull plot for the dot and full-edgebond configurations are presented in Figure 6(a), which are also compared to the baseline of no-edgebond applied samples. The components without any enhancement methods applied, showed a characteristic cycle number of around 311 cycles. As indicated in Figure 6(b), the no-edgebond applied components all failed around 300 cycles with a narrow data spread. But with edgebond applied, the characteristic life cycle number increased to 843 cycles and 3088 cycles, for dot-edgebond and full-edgebond applied components, which is an increase of lifecycle time for 271% and 992% respectively.




Figure 6. Thermal cycled WLCSP with no-edgebond, Dot-edgebond, full-edgebond and Edgefill configuration. (a) Weibull and (b) failure cycle distribution plot.




Figure 7. Thermal cycled WLCSP with no-edgebond, Dot-edgebond, full-edgebond and Cornerfill configuration. Crack propagation path indicated in red.

The main reason for this improvement in thermal cycling performance can be derived from the crack location map shown

in Figure 7. The outermost rows were cross sectioned to reveal the solder joints and ten joints from the right and left side corners are presented in Figure 7. The location of the solder cross section regions are indicated in Figure 2(e-h). The crack propagated regions are indicated in red. Compared to the no-edgebond component, the dot-edgebond cross section revealed the two solder joints from each corner are crack free with crack propagation in the third solder joints from the corners. All of the crack propagation path were located at the package side interface. Four solder joints from the right side corner (R1-R4) are presented in Figure 8(b).




Figure 8. SEM images from R1 to R4 per edgebond configuration. (a) no-edgebond, (b) Dot-edgebond, (c) Full-edgebond and (d) Edgefill solder joints. Location indicated in Figure 2(e-h).

Crack location paths are indicated with the white arrows. Compared to the dot-edgebond sample, the full-edgebond components show a crack propagation path at the board side interface. Figure 8(c) show that the board side cracks are actually partial cracks inside the solder joint. Given the fact that these edge located solder joints, which are the outmost row solder joints, were covered with the adhesive, shear and tension of the solder joints are limited and show partial crack propagation instead of full cracks. The associated four solder joints from the right side corner (R1-R4) shown in Figure 8(c), which are indicated in Figure 2(g). Since the full-edgebond components were in the thermal cycling chamber for the longest among the three configurations, the Ag_3Sn intermetallic phase show the most accumulated size increase. The configuration which shows an intermediate improvement in thermal cycling performance was the edgefill configuration shown in Figure 2(d,h). Unlike the dot-edgebond and full-edgebond configuration, the edgefill adhesive penetrated the component and covered 10×10 solder joints per corner, where the $12 \times 12 \text{ mm}^2$ WLCSP has 28×28 solder ball array. The Weibull plot in Figure 6(a) for edgefill indicated characteristic lifecycle number of 1684 cycles or 540% improvement compared

to the no edgebond applied WCSP. Three of the sample though show an early failure deviated from the general beta slope, which are indicated with red arrows, which indicates a possibility of two different failure modes. Considering these early failures as abnormal failure components and deriving the characteristic life cycles, the life cycle number increases to 1949 cycles. The crack propagation path were found at corner joints both at the package side and board side interface (Figure 8(d)) revealing a possibility of a localized degradation mechanism, on corner joints which are not fully covered with the Edgefill adhesive. The selected cross section in Figure 8(d) is the component, which failed at the 482 cycles. A crack propagation path at the board side interface is observed with additional crack path at the package side interface in R1 and R3. Since thermal cycling induces not only shear deformation but also tension and compression strain to the solder joints, it is valuable to see the WLCSP top surface Z-axis height variation between room temperature and elevated temperature.




Figure 9. Linear Laser height difference measurement between room temperature and at 125°C Z-axis height. (a) Measurement location, Corner, edge and center, (b) Z-axis height difference per WLCSP configuration.

A linear laser measurement at corner, edge and center location per WLCSP with dot-edgebond, full edgebond, and edgefill configuration are compared to no edgebond applied WLCSP. The height difference between room temperature and at 125°C Z-axis height are shown in Figure 9. The measurement at corner locations are 0.5mm from two edges, edge location at 6mm from corner and 0.5mm from the WLCSP edge, and center location at 6mm from the two WLCSP edges as indicated in Figure 9(a). The no edgebond applied WLCSP show a lower difference in height, with dot-edgebond samples a higher height difference at the center location. Compared to the dot-edgebond, the full edgebond show less height difference at the center but an overall displacement at the corner and edge locations. But overall height difference was observed with edgefill WLCSP configuration. The main reason for a higher displacement range among all samples configuration, the lower T_g property for edgefill material can be the potential cause for the Z-axis expansion, which also contributed to a shorter characteristic life cycle performance compare to full edgebond configuration. To visualize the residual stress and lattice strain per solder joints per each configuration, an EBSD analysis was performed and the

resulted images are shown in Figure 10 for the dot-edgebond, Figure 11 for the full edgebond, and Figure 12 for the edgefill WLCSP after thermal cycling to failure.




Figure 10. Dot-Edgebond WLCSP after thermal cycling to failure (R1, R2, R3, R4 in Figure 8(b)). (a) EDS-Ag map, (b) EBSD Inverse pole figure (IPF) image, (c) Strain contour map, and (d) EBSD Grain reference orientation deviation (GROD) map.

In Figure 10(a) the EDS Ag map indicates the Ag_3Sn intermetallic precipitates, which are often a good indicator where plastic deformation occurred in solder joints. The solders in Figure 10, R1 to R4 are the solder joints shown in Figure 8(b). R1 and R2 joints do not contain any solder crack since the dot-edgebond material at the corner region secured the two joints from degradation. The relative fine Ag_3Sn distribution in R1 and R2 also shows that the plastic deformation in these two joints are kept minimal. Compared to the R1 and R2, R3 and R4 show full propagated cracks near at the package side interface and the Ag_3Sn distribution map shows accumulation in the solder joints which are also associated with a grain refinement visible in the IPF map Figure 10(b) R3 joint. The associated strain contour maps reveal a well distributed high level strain, which can be compared to the low level of strain distribution in R1 joint which enhanced by the dot edgebond. The strain contour map is converted from scanned EBSD information based on local misorientation and can identify the localized grain region, which measures the level of deviation from the theoretical, non-strained lattice, revealing a distribution map of relatively higher plastic deformation regions. [11] The GROD map in comparison reveals indirectly the relative residual stress level compared to the adjacent grain, by revealing the level of tilting per individual grain compared to a grain orientation reference. [11]. Comparing the two EBSD scanning based information conversion, the relative level of strain and stress for each solder joint can be analyzed. For example, the residual stress level in R2 is higher than R3 in Figure 10(d), which indicates that R3 is already plastic deformed with low level of residual stress, but R2 residual stress is high since it is not yet plastic deformed.




Figure 11. Full Edgebond WLCSP after thermal cycling to failure (R1, R2, R3, R4 in Figure 8(c)). (a) EDS-Ag map, (b) EBSD Inverse pole figure (IPF) image, (c) Strain contour map, and (d) EBSD Grain reference orientation deviation (GROD) map.

In Figure 11, the full edgebond applied WLCSP shows a larger in size Ag_3Sn IMC distribution since the components were in thermal cycling condition until 3089 cycles, with constant heat exposure. The associated Sn grain sizes are also larger in Figure 11(b) IPF map with relatively low level of strain and stress. (Figure 11(c) and (d))




Figure 12. Edgefilled WLCSP after thermal cycling to failure (R1, R2, R3, R10 and R11). (a) SEM, (b) EBSD Inverse pole figure (IPF) image, (c) Strain contour map, and (d) EBSD Grain reference orientation deviation (GROD) map. Redlines in (a) indicated the edge of the edgefill region.

A mixed phenomenon can be observed in edgefill WLCSP shown in Figure 12. Solder joints R1-R3 (Figure 8d) and R10, R11 from the Edgefill component are presented. The location of the observed solder joints are indicated in red arrows in Figure 2(h). The inverse pole figure maps (Figure 12(b)) and the strain contour maps (Figure 12(c)) indicated that the right side of R1 retains a higher stress region compared to R2 and R3 solder joints. R10 also shows a higher stress intensity distribution, which is a solder joint located at the edge of the edgefilled region. The outside edge of

the edgefill adhesive is indicated in red lines in Figure 12(a). R11 is the first solder joint outside the edgefill region, which contains a wider opened crack at the upper right shoulder region. Based on these EBSD results, it seems that the corner location solder joints inside the edgefill regions are in higher tension and residual stress, which is a direct indication of further fracture development, thus crack propagation. Compared to the R1 and R10, which are the solder joints which are at the end of the edgefill have significantly higher strain level compared to R2 and R3, which are inside the edgefill region. Knowing the relative strain level and stress level, the localized degradation status can be identified, which benefits the analysis, which helps to understand the degradation mechanism.

CONCLUSION

In this study, high stress 12x12mm² wafer level chip scale packages (WLCSP) were selected and subject to thermal cycling with full-edgebond, dot-edgebond and edgefill adhesive, which improves the characteristic lifecycle numbers base on the configurations, but altered the failure location per configuration. The -40 to 125°C thermal cycling revealed localized degradation per configuration during thermal cycling, showed a shift of the crack propagation path, based on full-edgebond, dot-edgebond and edgefill adhesive sample conditions. But with edgebond applied, the characteristic life cycle number increased to 843 cycles and 3088 cycles, for dot-edgebond and full-edgebond applied components, which is an increase of lifecycle time for 271% and 992% respectively. With edgefill application, a characteristic lifecycle number of 1684 cycles or 540% improvement was observed. The edgebond adhesive provided a vast increase of thermal cycling performance with minimal coverage. The EBSD analysis on edgebond covered and non-covered joints indicated a stress intensity distribution, that enables the visualization of the solder joints and indicated the joints, which are in higher chance of crack initiation and propagation.

ACKNOWLEDGEMENTS

This work is a research collaboration project supported by Zymet and Cisco systems for their board assembly support.

REFERENCES

1. John H. Lau and S.-W. Ricky Lee, "Effects of Build-Up Printed Circuit Board Thickness on the Solder Joint Reliability of a Wafer Level Chip Scale Package (WLCSP)", *IEEE Transactions on components and packaging technologies*, 25(1), 3-14 (2002)
2. J.W.Yoon, J.H.Bang, Y.H.Ko, S.H.Yoo, J.K.Kim and C.W.Lee, "Power Module Packaging Technology with Extended Reliability for Electric Vehicle Applications", *J. Microelectron. Packag. Soc.*, 21(4), 1-13 (2014).
3. Weidong Xie, Tae-Kyu Lee, Kuo-Chuan Liu, and Jie Xue, "Pb-free solder joint reliability of fine pitch chip-scale packages", *IEEE 60th Electronic Components and Technology Conference (ECTC)*, Las Vegas, NV, June (2010)
4. S. Terashima, T. Kohno, A. Mizusawa, K. Arai, O. Okada, T. Wakabayashi, M. Tanaka, K. Tatsumi, "Improvement of Thermal Fatigue Properties of Sn-Ag-Cu Lead-Free Solder Interconnects on Casio's Wafer-Level Packages Based on Morphology and Grain Boundary Character", *Journal of Electronic Materials*, 38(1), 33-38 (2009)
5. W.K. Choi and H.M. Lee, "Effect of soldering and aging time on interfacial microstructure and growth of intermetallic compounds between Sn-3.5Ag solder alloy and Cu substrate", *Journal of Electronic Materials*, 29(10), 1207-1213 (2000)
6. Andy Hsiao, Kola Akinade, Cherif Guirguis, Edward Ibe, Karl Loh and Tae-Kyu Lee, "The impact if conformal coating on WLCSP thermal cycle performance : Degradation mechanism and mitigation method", *Proceedings of SMTA International*, September 17-21, Rosemont, IL, 745-750 (2017)
7. JEDEC Standard, JESD22-A104D, Thermal cycling, March 2009, <http://www.jedec.org/standards-documents>
8. Tae-Kyu Lee, Thomas Bieler, Choong-un Kim et al., "Fundamental of solder and interconnect technology", Springer, Chapter 5, 132-133 (2014)
9. S. Park, R. Dhakal, L. Lehman, and E. Cotts, "Measurement of deformations in SnAgCu solder interconnects under in situ thermal loading", *Acta Mater.*, 55(9), 3253-3260 (2007)
10. Andy Hsiao, Mohamed Sheikh, Tony Crespo and Tae-Kyu Lee, "Compression and tension stress effect on WLCSP thermal cycling performance", *TMS2019*, San Antonio, TX, March 11 (2019)
11. S.Wright, N.Nowell, and D.Field, "A Review of Strain Analysis Using Electron Backscatter Diffraction", *Microscopy and Microanalysis*, 17(3), 316 (2011)