[1]
“Impact of Conformal Coating Induced Stress on Wafer Level Chip Scale Package Thermal Cycling Performance”, Journal of SMT, vol. 33, no. 2, pp. 7–13, Oct. 2020, doi: 10.37665/smt.v33i2.8.